Today, many scientific and engineering areas require high performance computing to perform computationally intensive experiments. For example, many advances in transport phenomena, thermodynamics, material properties, computational chemistry and physics are possible only because of the availability of such large scale computing infrastructures. Yet many challenges are still open. The cost of energy consumption, cooling, competition for resources have been some of the reasons why the scientific and engineering communities are turning their interests to the possibility of implementing energy-efficient servers utilizing low-power CPUs for computing-intensive tasks. In this paper we introduce a novel approach, which was recently presented at Linux Conference Europe 2015, based on the Beowulf concept and utilizing single board computers (SBC). We present a low-energy consumption architecture capable to tackle heavily demanding scientific computational problems. Additionally, our goal is to provide a low cost personal solution for scientists and engineers. In order to evaluate the performance of the proposed architecture we ran several standard benchmarking tests. Furthermore, we assess the reliability of the machine in real life situations by performing two benchmark tools involving practical TCAD for physicist and engineers in the semiconductor industry.
Introduction
Nowadays, many different areas of science and engineering require high performance computing (HPC) to perform data and computationally intensive experiments [1] . Advances in transport phenomena, thermodynamics, material properties, machine learning, chemistry, and physics are possible only because 1 This work has been submitted to a journal on 14 November 2015 2 These two authors contributed equally to this work of large scale computing infrastructures. Yet, over the last decade the definition of high performance computing changed drastically. The introduction of computing systems made from many inexpensive processors became an alternative to the large and expensive supercomputers. In 1994 the introduction of a practical way to link many personal computers in a computing cluster represented cost-effective and highly performance model [2] . Today, the Beowulf concept represents a recognized subcategory within the high-performance computing community.
This vision, although implemented in certain way, is not entirely realized and many challenges are still open. For instance, the cost of energy consumption of a single server during its life cycle can surpass its purchasing cost [3] . Furthermore, at least 33% of the energy expenses in large-scale computing centers are dedicated to cooling [4] . Need for energy preservation have forced many HPC centers to relocate near power stations or renewable energy location and to utilize natural/green resources like sea water or outside air in naturally cold areas in the world. Idle resources account for a portion of the energy waste in many centers, and therefore load balancing and workload scheduling are of increased interest in high performance computing. Furthermore, depending on the specific computational tasks, it is more cost effective to run more nodes at slower speed. In other cases exploring parallelism on as many processors as possible provides a more energy efficient strategy [5] , [6] . As a consequence from the different computational demands a competition for resources emerges. Subsequently, the scientific and engineering communities are turning their interests to the possibility of implementing energy-efficient servers utilizing low-power CPUs for computing-intensive tasks.
Taking under consideration the above factors, in this paper we present a novel approach to scientific computation based on the Beowulf concept, utilizing single board computers (SBC). Our goal is two fold. Firstly, we want to show a low-energy consumption architecture capable to tackle heavily demanding scientific computational problems. Second, we want to provide a low cost personal solution for scientists and engineers. Recently this architecture has been presented at Linux Conference Europe 2015 [7] .
The structure of this paper is as follows. In the next section we describe the specific hardware we have used to build our cluster. Then we outline the software packages the server runs on. We provide several benchmark tests to assess the performance of our suggested architecture. Furthermore, we carry out two benchmark tools involving practical TCAD for physicist and engineers in the semiconductor industry in order to assess the reliability of this machine in real life situations. In more detail we run two well-known GNU packagesArchimedes [8] and nano-archimedes [9] which respectively deal with classical (CMOS technology) and quantum electron transport (post-CMOS technology). We conclude the paper with possible future directions.
Developing the High Performance Parallel Personal Cluster
The single board computer is a complete computer architecture on a single circuit board. Compared to its low cost, the board provides relatively high computational power, low power consumption and small space required for storage. In the last few years over 40 different SBC boards of varying architectural and computational capabilities have been introduced [10] . Consequently, several teams have considered and implemented SBC boards as Beowulf clusters [11] , [12] . While interesting projects are concentrating towards large centers and research institutions, others have demonstrated a Beowulf cluster consisting of 64 Raspberry Pi boards was described in [13] .
Several factors need to be taken into consideration when developing such cluster -computing power, memory size and its speed, energy consumption levels, and in our specific case mobility of the cluster. Despite the success of the Iridis-Pi project, it is rather expensive since it had to use so many Rasbperry Pi boards to reach computational power and memory availability. Furthermore, expansion of the number of boards leads to an increase of energy consumption and a need for cooling implementation. Those reasons hinder the mobility of the cluster. Finally, while they provided a proof of concept, most projects focus on proving the concept [14] , applying it as a web server [15] or for testing distributed software [16] or distributed updates [17] .
The following subsections describe the most important hardware parameters of the Radxa Rock board, the cluster architecture and the software we have ran on it. The reader should keep in mind that the type of boards, architecture and software are not a necessary limitations and other specifications can be implemented as well.
Hardware Specifications
In this section, we present the most relevant hardware parameters of the Radxa rock board (in the context of our project). The selection of this specific board depended on several primary factors: computing power, memory size and speed, communication speed. The size of the boards and the case we have built are also considered since heat dissipation is an essential factor for the necessary cooling strategies and therefore operational costs of the machine. We have concentrated on developing an architecture that is mobile and easy for transportation but at the same time able to perform meaningful science/engineering computational tasks. In terms of usability, determining the software needs and specific packages to be employed has been taken under consideration.
Our High Performance Parallel Personal Cluster (HP 3 ) consists of 4 Radxa Rock Pro nodes [18] (see fig. 1 ), with a plug-and-play model (specifically developed for our purpose) for the addition of more boards when we require more computational power. The Radxa board itself has a Rockchip RK3188 ARM Cortex−A9 CPU architecture with 4 cores running at 1.6GHz. The board is equipped with 2GB of DDR3 RAM (at 800M Hz), which has considerably more bandwidth compared to, for instance, Raspberry Pi or the BeagleBone boards [19] , [20] . Currently, the system-on-chip boards are not designed to extend the physical RAM, but since we are using distributed memory provided by all boards, this disadvantage is mitigated to a certain level. The non-volatile storage on the board is a 8GB of NAND Flash memory. Currently, this space is enough to install the required operating system and all the necessary software in order to perform highly sophisticated quantum computations (see section 3.2). Furthermore, the storage capacity can be extended through the available microSD card slot, which can be used to increase the virtual memory of the cluster or to add more storage capacity. In the current work, we use a generic 16GB SDHC flash memory with a minimum write speed of 10M B/s. We have used part of the additional storage as a virtual memory and the rest as a storage space. The purpose of the latter is to reduce the size of the software that is needed by each node and instead provide an option to compile it dynamically. Therefore, we have implemented a Samba share to provide access to all client nodes in the system. The decision to choose Samba is by no means a limiting factor and one might instead use NFS or rsync in similar manner. In this way,s we provide access to the software and data to all available nodes. Additionally, we can implement upgrades and changes without increase of workload time or wasting memory in every board. If specific libraries (such as MPI) are needed for certain computations, they are installed on the external drive, with hard links from every node pointing to their storage location.
The board provides also two USB 2.0 ports, a 10/100M bits Ethernet adapter, built-in Wifi module at 150M bp with support for the 802.11b/g/n protocol and a Bluetooth4.0 module. The graphical processing unit is Mali-400 − mp4 running at 533M hz, with one HDMI output. 
Connections
In this paper, we use the standard 100M bps network interface as the internode communication for the HP 3 cluster. The communication is accomplished through an 8-port Ethernet 100M bp switch in a typical star configuration (see fig. 2 ). Accordingly, every board is connected directly to the switch. While in most Beowulf architectures, one node serves as the master one, which is responsible for user management and maintaining the correct software on the specified nodes, it does not always contribute to the specific computational tasks. In our case, we do define a master node, and we are also utilizing it for computational purposes. Contrary to other SBC boards, the Media Access Control(MAC) address for every node is not unique for every board as assigned by the manufacturer. Instead, all boards come with the same MAC address which is detrimental to the communication of the cluster. Therefore, during the setup of the cluster, one has to assign unique MAC address to the Network interface controller of every board. 
Power, Cooling and Case
Every board has its own USB OTG power cable with recommended power supply of 5V /2A. For our cluster implementation, we have build a custom power supply unit using an ATX power supply. The power unit is also capable of providing power for the cooling fans if such are needed.
Although many cluster implementations rely on powerful cooling systems needing a considerable amount of power, the reader should note that in our specific case for the HP 3 we are currently not using any cooling method. Instead, we have build a custom case, which provides natural cooling flow for te boards, switch and power supply. In case cooling is needed, the case is built to house to general purpose cooling fans (each 80mm) underneath, which connect to the custom power supply unit. 
Service Software
Every Radxa board is shipped with a pre-configured Android and Gnu/Linux Distribution of Ubuntu. Such configuration was not suited for our specific scientific computation needs. Respectively, we have removed everything on the NAND flash memory and installed an optimized and custom deployed GNU/Linux distribution -Linaro. As an example, we have stripped the kernel support for multimedia and interactive devices. Additionally, we have added support for the system to mount through the file system. Further customization required the installations of several packages utilized for the benchmarking tests and application testing.
Cluster Performance Evaluation
In this section, we present some results that were obtained by standard evaluation tools, as well as in real-life scientific computations. The reader should note that all the performance analysis was done on the configuration described in section 2. We have run some computational benchmarks results obtained by running NAS Parallel Benchmarks (NPB) tools on the HP 3 cluster designed and supported by Numerical Aerodynamic Simulation (NAS) Program at NASA Ames Research Center. The NPB tools are implemented for studying parallel processor systems. The tool set consists of several different benchmark problems, each focusing on important aspects of parallel computing. These benchmarks are based either on Fortran-90 (including Fortran-77 as a subset) or C [21] .
The first test we have ran on the HP 3 cluster consists of a kernel benchmark -the Embarrassingly Parallel (EP) benchmark. The test provides an estimate of the upper achievable limits for floating point performance through generation of pairs of Gaussian random deviates. This particular problem is typical for many Monte Carlo simulation applications. We implement the EP test with a class B problem size. Since we have 4 boards, each consisting of 4 cores, we ran several performance test with 1, 4, 8, 12, 16 cores. When all four Radxa nodes are utilized, the EP.B test is running at 52.19 Mop/s, while only at 4, the result is 13.71 Mop/s. The total time needed for the test when only 4 cores are utilized is 156.64 seconds. On the other hand, if only one core is used the total performance is 5.57 Mop/s. While when all cores are exploited, the time decrease of 73.74% to 41.14 seconds (see table 3 ). The reader should note that this type of tests are influenced by the communication channel of the cluster, in our case 100M bp connection. Nevertheless, the cluster performs as anticipated on a standard test case. 
Energy Consumption
The power consumption was measured along with all the necessary communication devices and therefore, our results can be higher than the provided by manufacturers. The consumption was measured during the EP.B test and included energy load in idle mode for the, only when one core was utilized, and when four cores were loaded fully. When the board is idle, the power consumption is 3.02W , while when one core is used, the consumption is slightly bigger -3.18W , with over 3.70W when all cores of one board are used.
Computational Capabilities
In order to clearly prove that our suggested architecture can achieve real life calculations useful for scientific investigations and engineering tasks, we decided to run the two GNU packages Archimedes [8] and nano-archimedes [9] , which simulate classical (CMOS technology) and quantum electron transport (post-CMOS technology) respectively.
In particular, the Archimedes package simulates CMOS semiconductor devices at a semi-classical level. It is based on the Boltzmann Monte Carlo approach [22] , where an ensemble of classical particles miming electrons, subject to phonon scattering, are coupled to the Poisson equation describing an external and self-generated electrostatic potential. These particles are independent, which drastically reduces the amount of communication between nodes. Furthermore, the code is capable of including some (first-order) quantum effects occurring in submicron devices by means of the Bohm effective potential. On the other hand, we also tested the cluster by running nano-archimedes which aim is the full quantum simulation of electron transport in post-CMOS technology related devices. It is based on the (signed particle)Wigner Monte Carlo [24] which corresponds to a numerical discretization of the novel signed particle formulation of quantum mechanics [23] . Even in this particular case, physical systems are approached by means of Newtonian (signed) particles which are independent from each other. In spite of the simplicity of this recent formulation, the formalism is actually able to simulate in a first principle and time-dependent fashion many-body systems. We, therefore, decided to simulate a peculiar quantum phenomenon known as the formation of a Fermi hole (also known as an exchange-correlation hole), see Fig.4 . Figure 4 : Time-dependent evolution of the reduced one-particle Wigner function at time 0fs (top, left) and 1fs (top right), 2.5fs (bottom left) and 3.5fs (bottom right). The formation of a Fermi hole (also known as an exchangecorrelation hole), due to the Pauli exclusion principle, is clearly visible at time 2.5fs (bottom, left). Eventually the hole disappears (3.5fs) as the system evolves (bottom, right). The x-and y-axes refer to position and momentum respectively [25] .
Conclusion and Perspectives
In this work, we suggested a novel cluster architecture based on Systems on a Chip, which was recently presented at the Linux Conference 2015 [7] . We have successfully validated our practical hardware implementation over a set of standard benchmarking test (NASA, NPB [21] ). Furthermore, in spite of the common believe of the scientific computational communities, we have been able to show that this machine can actually perform real life related simulations, in particular in the field of CMOS and post-CMOS device design. The reader should note that our current implementation consists of a homogeneous structure based on Radxa Rock boards only, connected by means of Ethernet interface. It is clear that these practical decisions do not represent a restriction. As a matter of fact, we plan to design and implement a heterogeneous cluster, which is not SoC and Ethernet dependent. Inspired by the very encouraging results shown in this paper, the authors believe that this direction could represent a practical solution to the problem of having to recur to expensive and power consumptive supercomputer every time a scientific and/or engineering numerical task is required.
